Abstract
Introduction
There exists a variety of approaches to synthesis of speed-independent circuits from their Signal Transition Graph (STG) specifications. These approaches can be divided according to the library of elements used in implementations. For example, [5, 13 use a memory latch for each signal and a network of gates to drive it. Early methods, e.g. [2] , assume that each signal is implemented as a single complex gate. Later techniques, e.g. [16, 61, attempt to decompose the complex gates preserving the speed-independence' of the circuit.
Two primary approaches exist to date: State Graph (SG) based and structural methods. The first approach constructs a SG and extracts subsets of states required for implementation. This method is used in such tools as SIS [15] and Assassin [18] . A recently developed tool Petrify (and ap- ' Speed-independent circuits are hazard-free for any delays attached to their gate outputs. proach) [3] uses Binary Decision Diagrams (BDDs) to represent the state space. The S G based methods suffer from the state explosion, i.e. the number of reachable states grows exponentially with the size of the specification.
The structural method of [ 101 uses State Machine (SM) decompositions to find an implementation avoiding the state exploration. Although it demonstrated impressive results, it is restricted to free-choice specifications.
Partial order techniques have also been applied in the synthesis process. Change Diagrams were introduced in [5] for synthesis of speed independent circuits from choice-free (no choice at all) specifications. More recent work in [9] used Petri Net (PN) unfoldings to derive logic functions. This work, however, is based on restoring the state space from the partial order and is therefore also prone to state explosion.
STG specifications can be verified efficiently using the STG-unfolding segment [13] . In a vast number of examples the segment can be constructed and verified where the construction of the SG fails. Thus, after the verification is completed the segment can be used for deriving the logic functions of implementation. This paper proposes a novel approach for the synthesis of speed independent circuits from the STG-unfolding segment of their specifications. It introduces a new notion of slice which helps to localise the behavioural information for signal instances within a structural fragment of the segment. An exact approach, producing implementations comparable with those of the S G approach, is given. To overcome the state explosion problem, an approximation method based on temporal relations found in the segment is suggested. However, unlike [ 101, our approach uses local dependency information available for each instance of every signal transition. Only instances of signal transitions which are concurrent to a particular instance are considered for it. This gives a more accurate initial approximation and a more precise refinement. We illustrate our approach applying it to synthesis in three major implementation architectures. The scope of synthesis issues presented in this paper is summarised in Figure 1 . The paper is organised as follows. Section 2 describes the general approach and architectures for synthesis of the speed-independent circuits from their STG specifications. Section 3 introduces new notions required for synthesis from the STG-unfolding segment such as cuts and slices. Section 4 describes the ways for exact cover extraction from the STG-unfolding. Section 5 presents our main resultthe cover extraction method based on approximation and refinement. The results of experiments, showing performance and comparing the new method with the existing ones are in Section 6.
Speed-Independent Circuit Implementation
This section introduces the basic concepts required to develop the synthesis of speed-independent circuits. Further reading on Petri nets, Signal Transition Graphs, and logic synthesis can be obtained at [ 11, 12, 2] .
A Petri net (PN) is a 4-tuple ( P , T , F, m,) (-ai) switching activity. Notation *ai is used to indicate a signal transition
Basic Synthesis Concepts

255
regardless of the direction of the change. Given an element 2 E T U P , its immediate predecessors and successors sets are denoted 0 2 and 2 . respectively. An STG is called k-bounded iff the number of tokens in any place pi E P at any reachable marking does not exceed k. Boundedness guarantees that an STG can be implemented using a finite number of memory elements.
An STG is called output semi-modular iff no output signal transition *ai excited at any reachable marking can be disabled by transition of another signal * a j (also known as output signal persistency [5] ). If an STG is output semimodular, then can be implemented without producing unspecified changes of the output signals; that is, without introducing hazards [5] .
To obtain an implementation for an STG (e.g. in Fig- ure 2(a)), the SG (Figure 2(b An exact cover for a set of states {si} can be obtained directly from the set of binary codes vj, but it will require an explicit enumeration of all the states. Approximated covers can be generated using some structural information from the STG. However, implementations created by using approximated covers require additional checking for correctness.
The notion of correctness, applied at the implementation stage, is concerned with the requirement of hazardfreedom with respect to the gates of the synthesized circuit. Architecture-speciJic correctness criteria put into correspondence the sets of states si and their cover functions.
In order to further demonstrate our unfolding-based method we chose relatively simple cover correctness criteria which, however, guarantee existence of the implementation in all three architectures for a CSC-compliant STG.
Atomic Complex Gate per Signal
This architecture for speed-independent circuits was studied in [2, 121. The circuit is implemented as a network of atomic gates, each one implementing one output signal. The boolean function for each gate can be represented as Sum-Of-Products (SOP). Such a gate is illustrated in Figure 3(a) . Each atomic gate contains a combinational part, and a possibly sequential part implemented as an internal feedback where internal delays are negligible.
Two (mutually complementary) subsets of the reachable states are distinguished in the SG for every signal ai, onset On(ai) and off-set O f f ( a i ) , which include all states in which the value of the output signal ai is implied to be TRUE and FALSE, respectively. The remaining (unreachable) subset of combinations of the boolean values of signals forms the Don't care set (DC-set).
The implementation is derived by finding the on-set (the off-set may be chosen if it leads to a simpler circuit). The cover C for the implementation is obtained from the terms assigned to the states included into the on-set. The DC-set can be used for optimising the size of C applying standard minimisation tools such as Espresso 
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Obtaining exact covers usually means that all states in the on-or off-set must be known. An approximation algorithm produces approximated covers of the on-and off-sets. Therefore, in this implementation architecture, the covers of on-and off-sets (either exact or approximated) must satisfy the following condition:
Definition2.1 Given an output signal ai, two covers Con(ui) and Cuff (ui) are said to be correct iff Con(ai) and Coff ( a i ) cover On(ui) and O f f ( a i ) respectively and
A correct cover may become TRUE when its variables take values corresponding to the combinations belonging to the DC-set.
Atomic Complex Gate per Excitation Function
The ACGpEF architecture was suggested and studied extensively in a number of papers, e.g. [6, 11. It assumes that a separate memory element is used to produce an output signal. The Set and Reset excitation functions for this memory element are implemented as atomic complex gates. Depending on which memory element is used, the implementations are divided into: i) Standard C-element implementation, which uses Muller C-element as the memory element (shown in Figure 3 (b)), and ii) Standard RS-latch implementation, where an RS-latch is used.
A Generalised Excitation Region (GER) of *ai, denoted as GER (*a,) , is defined as a set of states of SG which has an arc coming out of them which is labelled with *ai. For each signal there exist two GERs found for all positive (GER(+ai)) and negative (GER(-ai)) transitions.
GERs represent all states in which signal a; is excited. In an output semi-modular STG, an output signal ai cannot be disabled by firing any other signal. Thus GER (+a,) and GER (-a;) can only be left through the firing of +ai and -U ; , respectively. An implementation is built by finding covers CS and CR as set and reset functions, obtained from the terms corresponding to the states in GER (+a,) and GER (-ai) . It is possible to show the existence of an implementation in this architecture for any STG satisfying the CSC condition [2] .
The cover correctness condition in this architecture is as follows:
is said to be correct if the only reachable states covered by CS ( a i )
belong to GER(+ai) (GER(-ai) ) and the cover covers all states in this GER.
0
Note that this condition does not restrict the correct cover as the one which covers GER exactly. The latter is a special case of the correct cover. An approximated cover may also include states from the DC-set. An implementation of an STG with CSC by means of exact GER covers always exists as they satisfy this correctness condition.
Atomic Complex Gate per Excitation Region
Signals in this architecture are created using networks of atomic complex gates to implement set and reset functions of the memory element. As a result, smaller complex gates are used which are then connected to an OR-gate whose output is in turn fed into the memory element. The basic structure of this architecture is shown in Figure 3 (c). Similar to the previous architecture, the memory element can be a Muller C-element or an RS-latch.
To implement a set (reset) function, excitation regions of a signal are defined. An excitation region (ER) of a signal ai, denoted as ER(*ai), is a maximal set of connected states of S G which have an outgoing arc labelled with *ai.
Obviously, if there are several ERj (*ai) for one signal ai, then GER(*aj) = UERj(*a,).
The correctness condition for this architecture is as follows:
Definition2.3 A set of covers for set (reset) function of
by its corresponding C$(ui) (C$(ai)) and the only reach-
Since the union of all unconnected ERs is a GER, then all states in GER will be covered. Similar to the previous architecture, the covers need not cover their ERs exactly. Exact covers are a special case which always satisfies this condition. In an extreme case, when the set cover consists of only one cover the OR-gate, supposed to merge the outputs of gates implementing ER covers, becomes redundant.
(ERj (-ai).
3 Slices in STG-unfolding segment
This section introduces definitions needed for our proposed synthesis method. First, the concept of an STGunfolding segment is outlined. Then, we introduce the notions of cuts and slices which allows us to localise the behavioural information of a particular signal instance.
STG-unfolding segment
Analysis of STGs using STG-unfolding segment was studied elsewhere [13]. An STG-unfolding segment for an STG G, is G' = (TI, P', F',A') where T', P' and F' are sets of transitions, places and the flow relation, respectively; and A' is a labelling function which labels each element of G' as an instance of elements of G. G' is a partial order obtained from an STG G by the process of its unfolding.
In the unfolding the relations of conflict, concurrency and precedence are used to decide where to instantiate the next element. These relations are constructed during the unfold- A special transition, called the initial transition, is introduced in the unfolding to represent the initial state of the STG. This transition, denoted as I, has a postset which maps onto the initial marking mo and has an assigned binary code trll equal to that of the initial state ZIO of the STG .
It was demonstrated in [ 131 that an STG-unfolding segment can only be constructed for a bounded and consistent STG specification. The last general correctness criterion, output semi-modularity, can be checked on the STGunfolding segment in linear time.
Cuts of STG-unfolding segment
To represent a state of the S G we define a cut.
Definition3.1 A cut of an STG-unfolding segment is a 0
Each cut c thus represents some reachable marking of the original STG. A sequence relation is defined between two cuts c1 -< -ca if Vp: E c2,3pi E c1 : pi 5 pi. Since a cut c represents a marking, then there exists a configuration C in the STG-unfolding segment whose postset is equal to c, i.e. Ce = c.
For each instance t' four types of cuts can be found. First two types are minimal cuts, i.e. cuts reached by some minimal run of the STG. The other two types of cuts are maximal cuts, i.e. cuts from which the system cannot make any further progress unless some condition is violated.
maximal set of mutually concurrent places p' E P'. 
Definition3.2 A cut c r i n ( t i )
Minimal excitation cut represents the state at which t i becomes first enabled. Minimal excitation and stable cuts for one instance t6 are two adjacent cuts which are separated by ti. Finally, note that each instance t i of the STG-unfolding segment uniquely identifies cFin (t:) and cTZn ( t i ) and the sets of cy""(ti) and cYax(ti). Figure 4 . Consider a cut c = (p;, pk) in Figure 4( represented as cuts encapsulated into S. The number of cuts in the set of max-cuts corresponds to the number of configurations which include configuration producing the min-cut. The elements of the STG-unfolding segment, i.e. places, transitions and arcs, bounded by the instances in min-cut and max-cuts are said to belong to the slice. 
Example. Several cuts are illustrated in
Obtaining exact covers from STG-unfolding segment
To implement an output signal in any architecture, specific subsets of states from the SG are required. A slice represents a set of states of the SG in form of the STGunfolding segment GI. Therefore, the problem is posed as finding a partitioning of the segment into slices representing appropriate states. To define each slice we need to identify its min-cut and a set of max-cuts. Consider finding these for each architecture.
Atomic Complex Gate per Signal
As it was shown in 1141, the set of slices representing states in the on-set (off-set) can be identified on the STGunfolding segment using the instances of signal transitions *a: and an initial transition i. The initial transition is used when the signal ai is at "1" ("U') in the initial state of the STG. The slices are bounded by the minimal excitation slice and a set of maximal stable cuts uniquely determined by each instance. Thus the On-set and Off-set partitioning in an STG-unfolding segment are defined as follows. cT""(+a;) ( c~" " " ( -u ; ) ) as a set of its max-cuts.
If signal a; is at "1" ("U') in the initial state of the STG, then the set of slices 60, (Soft) also includes slice defined with cFin (I) as a min-cut and CY"" (I) as its set of max-cuts.
0
The on-set cover is obtained from the On-set partitioning by extracting the binary codes corresponding to the cuts encapsulated by the slices:
is also used, if required). The on-set cover is found as the union of all covers found for the slices of on-set partitioning. Each slice cover is obtained by taking the union of all minterms corresponding to the binary codes of configurations Cj whose postset is a cut cj encapsulated by 
Atomic Complex Gate per Excitation Function
A set of slices representing the GERs of *a; is found in the STG-unfolding segment using the instances of this signal * U : [14] . Any cut representing a state belonging to GER of *ai is encapsulated between the minimal excitation cut and the set of maximal excitation cuts, uniquely identified by one of its instances *a:. By finding all slices representing states in GER we obtain a cover satisfying the correctness condition for this architecture.
Definition 4.2 A set of slices S s ( a i ) ( S~( a i ) )
in an STGunfolding segment GI is called Set (Reset) As in the previous architecture, the covers are found by taking the union of minterms corresponding to the binary codes of configurations whose postsets are the cuts encapsulated by slices $:(+a:). The reset function is obtained similarly using the -U: instances.
Example. Consider the synthesis of signal b from example in Figure 5(b).
Two excitation slices are
Se(+b") = ( ( p i ) , {(pi))) for GER of +b and Se(-b') = ((p'g) , { (p'g)}) for -b. After recovering the binary codes the
covers for set and reset functions are: C s = { 100,101) U (001) = {lo-, -01) = ab+ be and CR = (010) = GbF.
found as Se ( + b / ) = ((P; 7 P;) 7 { ( p i , 7 &) )) and
Atomic Complex Gate per Excitation Region
The partitioning for this architecture is the same as for the Atomic Complex Gate per Excitation Function. The interpretation of the covers found for each slice is, however, different. Only covers whose intersection is non-empty represent one connected ER. where VCe(*a:),Ce(*ar) iff Ce(*a:) E C$(*ai) and C,(*a:) .Ce(*aY) # 0 then C,(*ar) E Ci(*ai).
A fake conflict [7] situation may result in two slices with non-intersecting slices although the they represent one ER. This situation is detected during STG verification and can be avoided by forcing the union of such covers, although we do not discuss it in detail here.
Example. Consider implementation of signal c (Figure 5(c)). There are also two excitation slices for +e: S,(+c')
= ((p$),{(pi))) and Se(+c") = ( ( p i , p s ) , { ( p i , p : ) } ) . Howevel; +e' and +c" are in fake conflict and these two slices represent one ER which is covered by Cs(c) = k + ac. This, along with the reset cover CR(C) = Gbc obtainedfrom the excitation slice of -cl, completes the implementation in this architecture.
Deriving covers from STG-unfolding segment efficiently
The synthesis procedure described in the previous Section may suffer from exponential explosion of states. Recall that the correctness criteria for each architecture allow the implementing cover to be greater than the exact cover. This can be exploited in an approximation method for covering the desired slices (on-, off-and excitation slices).
Strategies for deriving the covers
There are two specific sets of reachable states for each cover C satisfying the correctness requirement:
e Positive set, denoted as P-set, which is a set of states which C must cover; and 0 Negative set, denoted as N-set, which is a set of states which C must not cover.
The choice of the P-set comes from the cover correctness conditions. P-set is chosen to be the on-set for ACGpS and GER(+ai) for ACGpEF and ACGpER. The N-set is taken as the rest of reachable states. The generalised quiescent region of +ai (--ai) , denoted G&R(+ai) (GQR (-ai)) , is a set of states at which signal ai is stable at "1" ("U'). Then the N-set for the set (reset) function in ACGpEF and ACGpER implementations is chosen
GER(+ai)U GQR(+ai)).
The cover is obtained by finding the partitioning representing the P-set. However, the N-set also corresponds to some slices. The interpretation of both sets and the covers and slices in the STG-unfolding segment suggests (at least) two possible strategies for deriving the cover.
as G&R(+a;) U GER(-ai) U GQR(-ai) (GQR(-ai) U
Negative set approximation
This strategy assumes that the approximation is found from the STG-unfolding segment not only for C; , covering the states in the P-set, but also for C> which covers the states in the N-set. Thus the partitioning of the segment for CN is also required. Assume that the approximations C$ and C> were constructed so that all states in P-set and N-set, respectively, are covered. By making sure that C$.CY, = 0 we guarantee that no state from N-set is covered by C$. However, if the intersection of approximations C$ and C> is not empty, then the cover approximations must be reJined, i.e. produce a new cover which covers less number of combinations. After full refinement, it must produce exact covers for P-set and N-set. If the refinement procedure terminates with fully refined covers but their intersection is still nonempty, then this STG does not satisfy the CSC condition.
This strategy finds approximations C$ and C> which cover the required sets of states and partition the set of combinations which are allowed to be covered by them into two disjoint sets. It, therefore, produces pessimistic covers as it does not allow the combinations from the DC-set to be shared by both covers. The pseudo-code of the procedure implementing this strategy is shown in Figure 6 (a). end do becomes TRUE. If no cut in S represents a states from the N-set, then the cover satisfies the correctness criterion. The pseudo-code of the procedure for this strategy is shown in Figure 6 (b). Otherwise, approximation C ; is refined until no cut represents a state from the N-set. When C$ is fully refined but such a cut still exists, the refining procedure aborts and reports the CSC violation.
The evaluation of the cover is done for each cube of the cover. It may use a branch-and-bound algorithm which splits a slice (the whole segment in the beginning) into subslices according to the literals present in each cube.
In this paper we concentrate on the first approximation strategy.
Cover approximation
The slices in the STG-unfolding segment represent two types of states: those where a signal transition *ai is excited (GER(*ai)) and those in which the signal ai is stable (GQR(*ai)). At the STG-unfolding level, we have instances of places and transitions. We can construct our slice cover approximations by means of the cover approximation for the place and transition instances which belong to the slice. The cover approximations can be divided into those for place instances p', representing the cuts containing these instances, and for transition instances t', representing the cuts enabling t'. Obviously, it is possible to find an exact cover f o r an instance x' which will only cover cuts including p' or enabling t'.
Cover approximation for transition instance ( 4 proc Find cover(P-set, N-set)
Find initial approximation C> Evaluate C$ and produce S while some cut from S is in N-set do
Consider, first, obtaining cover for a transition instance *a: in the STG-unfolding segment. All cuts in which *a: is excited are represented in its excitation slice Se (*U;). Any cut inside Se (*a:), reachable from the minimal excitation cut cyin (*a:), can only be reached by firing transitions which are concurrent to *a:. If a signal instance *a; is concurrent to *a:, then the value of its corresponding element in the binary code may take values of both "0" and "1". The transition instance cover approximation C: (U:) is found from the binary code [ assigned to the cut c?"(*(*a:). The literals corresponding to the signals whose instances belong to Se(*a;) and are concurrent to *U{ are substituted by "-" (don't care). Approximation reduces the number of literals in cover C: (*U:) and increases the number of combinations 
Example. Consider the cover approximation f o r +d' in
This strategy assumes that only the approximation C$ covering the P-set is found in the STG-unfolding segment. The cover C+ is then evaluated by finding where in the STGunfolding segment it becomes 'TRUE. The evaluation finds a set of slices S which represent all states in which the cover to +d'. Thus the cover approximation for +d' will be Property 5.1 For any STG satisfying the general correctness criteria the cover approximation Cz (+a:) (Cz( -a:)) obtained from its STG-unfolding segment of an STG always has the value of the element corresponding to a; set to "0" (''1").
Cover approximation for place instance
The place instance cover approximation Ck (p') for each p' is obtained from the binary code trt;, assigned to its preceding transition. Similar to transition instance cover approximation, any marking at which p' is marked can only be reached by firing transitions concurrent to p'. The literals corresponding to signals whose instances belong to S and are concurrent to p' are replaced by "-".
A place cover approximation must not cover markings outside the slice S . The set of concurrent transitions is chosen so that it never leads to a cut which is outside the bounds of S, i.e. its min-cut and the set of max-cuts. There may be several max-cuts. Thus for a place belonging to a max-cut, there may be several possibilities to choose the set of concurrent transitions. In this case, the place cover approximation is found as the union of all such possibilities:
Ck (pi) = CF; (pi), where t/k is the excluded concurrent transition.
Example. Consider approximation of the cover forplaces
Property 5.2 The cover approximation Ck (p') obtained from an on-set (off-set) slice So, (+ai) (Soff(+a:) ) in the STG-unfolding segment of an STG satisfying the general correctness criteria always has the value of the element corresponding to a, set to "1" ("0"). 0
Finding P-set and N-set approximations
Consider finding P-set and N-set approximation covers for each implementation architecture.
ACGpS implementation
After the On-and Off-set partitioning w.r.t signal a; was found, the slices S o n ( +a:) and Son ( -a i ) represent the cuts starting from those enabling each instance * U : until (but not including) the cuts enabling next instances of *a:. To approximate the cuts enabling *a{ we use the transition instance approximation cover C, ( * U : ) . To find the approximation for the rest of cuts in Son (+U:) and Son ( -U : ) we use a set of place instances which belong to Son (+a:) and S o n ( -a:), respectively.
For simplicity we only consider the on-set cover. The off-set cover approximation is found by using the instances of -a*.
A cover approximation for a particular place pi will cover all states at which pi is marked with any other concurrent place p i . Therefore, only mutually non-concurrent subset of places belonging to Son (+a:) can be considered.
A set of such places is found in the STG-unfolding segment.
Definition51 A set of places PL belonging to the slice Son(+a:) is called an approximation set of the slice Son(+a:) iff Vpi E PL : +a: < p i and VpLlpi E Pi :
The approximation set for a slice is a "skeleton" of places for this slice which are either sequential or in conflict with each other. Any cut encapsulated by Son(+u;) will contain a place from its approximation set.
The on-set cover approximation is found from So,(+a:) as proximation cover for p i +c;,(~;,) vor { b / , f')) obtainedfrom its STG-unfoldingsegment, covers all reach-C*on(a*) = CCbn(+a:).
able states in On(ai).
0
ACGpEF and ACGpER implementations Let us consider only calculation of the set function. For the reset function the instances of -ai are used. The P-set and N-set in these architectures are GER(+ai) and the rest of reachable states, respectively. In the discussion above, for the ACGpS implementation, we used two separate approximations for states in which +ai is excited and in which ai is stable. Thus the P-set and N-set cover approximations can be found by obtaining the On-and Off-set partitioning of the STG-unfolding segment. The set cover approximation, covering the P-set, is then found from the approximations of the excitation slices as:
Proposition 5.2 For any STG satisfying the general correctness criteria, the set cover approximation e$ ( a i ) , obtained from its STG-unfolding segment, covers all reachable states where +ai is excited.
The cover approximation for the N-set is found as: where p; and p i belong to the approximation sets found for On-and Off-set partitioning, respectively, as in the previous architecture.
Proposition 5.3 Let the P-set and the N-set be chosen according to the implementation architecture and the cover approximations C;T. ( a i ) and ( a i ) be calculated from the segment for a CSC-compliant STG in the above way. Then the Negative set approximation procedure given in Figure 6 (aj produces correct covers for the chosen implementation architecture iff (1) the refinement procedure restores the exact covers for P-set and the N-set in a finite number of iterations and (2) every refinement step produces a cover which covers less number of combinations.
U
Note that only the intersection between cover approximations for excitation slices and the places of the Off-set partitioning needs to be checked when the set function is found for the implementation in the ACGpEF or ACGpER architectures. This reduces the number of cover intersections to be checked and, hence, reduces the synthesis time.
Cover refinement
The purpose of the refining procedure is to restore some of the relations between concurrent transitions belonging to a slice S which were ignored during the approximation. If the intersection of two covers is non-empty, then a set of offending signal Sig is found from a pair of intersecting cubes. These are the signals vvhose corresponding literals are missing from a particular cube of the cover.
The refinement of cover for element x' is based on finding the refinement set for x' w.r.t. an offending signal a j .
Definition 5.2 A set of places P,! belonging to a slice S is called the refining set ofx' w s t . aj E Sig iff it satisfies the following: Vpi E P,! : z'llpi, V p i , p i E P,! : p i i(lpi and 0 In other words, the refining set is a set of mutually nonconcurrent places belonging to S which are pair-wise concurrent with x'. The condition on the inclusion of the successors of each *a; into P,! is constituted by the progress requirement of the refinement procedure. Thus at least one signal will be refined at each iteration. . CCz(pi),pi E P,!.
The cover C x ( p i ) is a restricted cover approximation for p i , where only those literals are set to "-" whose instances, concurrent to p i , belong to S and are successors of x'. Unlike the ordinary place instance cover, C z ( p i ) uses the restricted set of transitions to exclude (from the set of concurrent to p i j those who have already fired while reaching Proof: [Sketch] Since each step refines the value of at least one variable and the set of signals is finite, the refinement procedure will terminate after at most IAl x lPil iterations. If at the end of refinement any two covers intersect, then the STG has CSC problem which will be reported. 0 Proposition 5. 5 The fully refined (in the worst case) cover of x' in the STG-unfolding segment built for a CSCcompliant STG covers only states corresponding to the cuts which are encapsulated by S and covered by the exact cover for XI.
Proof [Sketch] The approximated cover for 2' represents partial markings: those where input places of x', if x ' is a transition, and those where X I is marked, if x' is a place. At each step the refinement procedure restores the marking component of reachable states represented by S. It finds a set of places which can be marked together with each already partially restored marking. The cover function is changed to reflect the fact that partial markings now include the places found. Thus in the end, when the procedure terminates, the covers correspond to fully restored markings and cover only states with these marking components. 0 
T o t a l
Sip ~ PmKY o(ba mlr c4Tim Liclu P -ry slice is equal to the exact cover of this slice.
is equal to the exact cover of this slice.
From the above corollaries it follows that Proposition 5.3 holds. Therefore, our chosen strategy produces correct covers for any CSC-compliant STG. Moreover the refinement procedure preserves covering of the P-set. Therefore, after each iteration step a newly obtained cover also covers P-set. Hence, if after some iteration the new P-set and n/-set covers have empty intersection, then they will satisfy the implementation specific correctness criterion, set out in Definitions 2.1-2.3 for each implementation architecture. Figure 7( 
Example. Consider a fragment of STG-unfolding segment shown in
Experimental results
We implemented the method introduced in this paper on the basis of the already existing (STG verification) tool "PUNT", which constructs an STG-unfolding segment. The Negative set approximation strategy requires On-and Off-set partitioning for each of our implementation architectures. Therefore, we chose ACGpS as an indicator of the method's performance. While testing the new method we pursued two objectives:
0 To demonstrate the practicality of our approach on a set of moderate sized examples.
0 To illustrate the increased feasibility of synthesis process using our approach.
Practicality
To demonstrate the practicality of our approach we chose a set of publicly available benchmarks. All STGs in this set of benchmarks have low number of signals (max. 25). Table 1 presents total time spent (in seconds) on synthesis of speed-independent circuits from their STG specifications in the ACGpS architecture ("PUNT ACGpS"). On average, about 1 % of this time was spent on building the STGunfolding segment and about 15% was spent on Espresso minimisation. For comparison, the same set of benchmarks was synthesised using Petrify and SIS [3, 151. Their total timings are grouped in the column "Other tools".
To illustrate the practicality of our method we used literal count (columns "LitCnt"). The literal count shows the total number of literals used in all the cubes of logic functions implementing all signals. As it can be observed, our synthesis technique produces implementations comparable with those produced by other tools. The timing results show that it compares favourably to Petrify and becomes increasingly better than SIS with the growth of the signal count. These results show that for small sized benchmarks, the overheads of constructing and traversing the STG-unfolding segment may outweigh the time spent on constructing a small reachability graph with an efficient implementation. Slightly worse literal count for some benchmarks is attributed to the fact that the DC-set is partitioned due to a stricter cover cor- 
Feasibility
To illustrate feasibility we chose the Muller pipeline benchmark. The graph interpretation of the results is shown in Figure 9 . As can be observed, the existing methods cannot cope well with the growing size of the specification, either running out of memory or taking prohibitively long time. Double exponential dependency of SIS and Petrify is attributed to (1) exponential explosion of the state space, and (2) exact cover calculation methods. In addition, we synthesised a Counterflow pipeline specification [ 171 which has 34 signals. From the existing tools, only Petrify was able to synthesise it but it took. more than 24 hours. At the same time PUNT was able to synthesise it in under 2 hours, thus giving an order of magnitude gain in speed. This result is shown on the graph as a circled dot.
Conclusions
In this paper we presented a new method for synthesis of speed independent circuits. Our approach is based on the STG-unfolding segment. It uses the segment as a model from which an implementation is obtained. As the size of the STG-unfolding segment is often smaller than that of the SG, it is possible to synthesise larger circuits. In addition, due to the smaller size of the semantic model, the implementation can be achieved faster on a number of moderate sized examples.
